JCL Help:TAMDSpecific

From Project JEDI Wiki
Jump to navigationJump to search


Summary

Describes the cache of an AMD processor.


Pascal

 public TAMDSpecific = packed record
ExFeatures: Cardinal;
ExFeatures2: Cardinal;
Features2: Cardinal;
BrandID: Byte;
FlushLineSize: Byte;
APICID: Byte;
ExBrandID: Word;
L1MByteInstructionTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L1MByteDataTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L1KByteInstructionTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L1KByteDataTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L1DataCache: array [[[JCL_Help:TCacheInformation|TCacheInformation]]] of Byte;
L1InstructionCache: array [[[JCL_Help:TCacheInformation|TCacheInformation]]] of Byte;
L2MByteInstructionTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L2MByteDataTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L2KByteDataTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L2KByteInstructionTLB: array [[[JCL_Help:TTLBInformation|TTLBInformation]]] of Byte;
L2Cache: Cardinal;
L3Cache: Cardinal;
AdvancedPowerManagement: Cardinal;
PhysicalAddressSize: Byte;
VirtualAddressSize: Byte;
end;


Members

Members Description
L1DataCache: array [TCacheInformation] of Byte; Describes the level 1 data cache. The entries have the following meaning: * L1DataCache[0] Line size in bytes * L1DataCache[1] Lines per tag * L1DataCache[2] Associativity ($FF is fully associative) * L1DataCache[3] Size in Kb


Description

Describes the cache of an AMD processor.


About

Unit

JclSysInfo


Navigation

Donator

Bryan Coutch


Contribute to this help topic

This documentation wiki is based on the collaborative effort of Project JEDI users. Your edits are welcome in order to improve documentation quality: edit this page